

Intel Enterprise Processors Technology

Kosuke Hirano
Enterprise Platforms Group
Intel

March 20, 2002



Agenda


- Intel Architecture in Enterprise
- Intel® Xeon™ Processor MP
- Next Generation Intel® Itanium™ Processor
- Interconnect Technology
- Summary



*Third party brands and names are the property of their respective owners

2

Server Shipments 1996 – 2001



Source: IDC Tracker Q2'01



*Third party brands and names are the property of their respective owners

3

Intel Architecture vs. RISC

On-line Transactions

Top TPC-C* Results By Performance

1999 2001

RISC	1	Intel
RISC	2	Intel
RISC	3	Intel
RISC	4	RISC
RISC	5	Intel
RISC	6	Intel
RISC	7	RISC
Intel	8	Intel
Intel	9	RISC
RISC	10	RISC

Decision Support

Top TPC-H* Results By Performance

2001

100GB	Intel	1
	Intel	2
300GB	Intel	1
	Intel	2
1000GB	Intel	1
	RISC	2
3000GB	Intel	1
	RISC	2

Internet Commerce

Top TPC-W* Results By Performance

2001


10,000 Items	Intel	1
	Intel	2
	Intel	3
100,000 Items	Intel	1
	Intel	2
	Intel	3



*Third party brands and names are the property of their respective owners

*Source: www.tpc.org

Flexibility for Enterprise and Scientific Environments



Introducing the new Intel® Xeon™ Processor

intel.



Intel® Xeon™ Processor MP


Features for Multi-Processor Server Platforms

Integrated Three Level Cache
1MB or 512KB Level 3 Cache
+ Level 2
Advanced Transfer Cache
256KB

400MHz System Bus

Speeds up to 1.60 GHz

Intel® NetBurst™ Microarchitecture



108 million transistors



Hyper-Threading Technology

ServerWorks* Chipset with DDR 200 Memory and PCI-X support

System Manageability Bus

144 New SSE-2 Instructions

Designed for 4-way, 8-way and above Multi-Processor Servers

*Third party brands and names are the property of their respective owners

7

Intel® NetBurst™ Micro-architecture

Delivering new Server capabilities...

400 MHz System Bus

Rapid Execution Engine

Higher throughput when accessing memory and I/O devices for improved server headroom and scalability

2x clock speed for integer computations providing increased performance for web and database servers



Higher clock speeds and greater throughput for server workloads resulting in higher transaction rates and faster response times

New instructions improve response times for media servers, secure transactions and next generation web services

Hyper Pipelined Technology

Streaming SIMD Extensions 2


Intel® NetBurst™ micro-architecture enables higher transaction rates and faster response times for new capabilities

*Third party brands and names are the property of their respective owners

8

Intel® Xeon™ Processor MP Integrated Three-Level Cache Architecture



Innovative, three-level cache architecture designed to meet the needs of high-end server applications




*Third party brands and names are the property of their respective owners



9

Hyper-Threading Technology



- Hyper-Threading Technology enables multi-threaded server software to execute tasks in parallel within each processor
- Duplicates architectural state allowing 1 physical processor to appear as 2 “logical” processors to software (operating system and applications)
- One set of shared execution resources (caches, FP, ALU, dispatch, etc.)
- Today’s threaded server software is compatible with Hyper-Threading

Industry’s first simultaneous multi-threading technology on a general purpose microprocessor




*Third party brands and names are the property of their respective owners



10

Historical Performance for MP



**Significant installed base of platforms 98-'00
– results in 2-3X performance increase**



*Third party brands and names are the property of their respective owners

11

**Introducing the next
generation
Intel® Itanium™ Processor**



McKinley Update

- McKinley on schedule for release in mid-2002
 - Sampling to OEMs since Feb '01
 - Pre-production pilot systems underway with end users
- McKinley builds on and extends Itanium™ architecture
 - Improved data speed and throughput
 - Additional execution resources for higher levels of parallelism
 - Compatible with Itanium-based software
- Estimate McKinley to deliver ~1.5-2X performance increase over Itanium-based systems



*Third party brands and names are the property of their respective owners



13

EPIC Architecture Features

Explicitly Parallel Instruction Computing

- Performance through parallelism
 - Focused on maximizing instructions executed in parallel
 - Multiple execution units and issue ports in parallel
 - 2 bundles (up to 6 Instructions) dispatched every cycle
- Massive on-chip resources
 - 128 general registers, 128 floating point registers
 - 64 predicate registers, 8 branch registers
 - Provides compiler flexibility to exploit parallelism
 - Efficient management engines (register stack engine)
- Scalable
 - Modular, able to seamlessly add execution resources, issue ports



**Architecture designed to maximize synergy
of compiler and hardware**



*Third party brands and names are the property of their respective owners



14



Intel Enterprise Roadmap

System	Q1 '02	Q2 '02	2H '02	2003
Back-End/ Mid-Tier Server (4P-8P+)	Intel® Itanium™ processor Intel® 460 Chipset 4M L3 / .18u		McKinley Intel 870 Chipset 1 GHz / 3M / .18u	Madison 6M .13u
	Intel® Xeon™ processor MP 3 rd Party Chipsets 1.60 GHz / 4M L3 / .18u		Gallatin .13u	
Performance /Volume DP Server	Intel® Xeon™ processor (Prestonia) Intel® E7500 Chipset / 3 rd Party Chipsets 2.20 GHz / 512K / .13u			Deerfield 3M .13u Nocona
Ultra Dense	Low Voltage Intel® Pentium® III processor Intel® 440GX Chipset (UP) / 3 rd Party Chipset 800MHz / 512K / .13u		(DP)	Banias
High End Workstation	Intel® Itanium™ processor Intel® 460 Chipset 4M L3 / .18		McKinley Intel 870 Chipset 1 GHz / 3M / .18u	Madison / Deerfield
Mainstream Workstation	Intel® Xeon™ processor (Prestonia) Intel® 860 Chipset 2.20 GHz / 512K / .13u			Nocona



All products, dates, and figures are preliminary, for planning purposes only and are subject to change

*Third party brands and names are the property of their respective owners




17

Interconnect Technology



Interconnect Summary



*Third party brands and names are the property of their respective owners



19

Evolving Interconnects

		InfiniBand*	Ethernet	3GIO*
Interconnect	Chip to Chip			✓
	Blade to Blade	✓	✓	✓
	Box to Box	✓	✓	
	Site to Site		✓	
Within Data Center	High Performance (RDMA)	✓		
	IPC/Clustering	✓		
	Networking	✓	✓	
	SAN/Storage	✓	✓	
	Shared I/O	✓	✓	
	Protocols	Memory, Message SRP, DAFS, RNDIS, iFoilB, Raw, Vi, SDF	TCP/IP	Memory, PCI transparent



*Third party brands and names are the property of their respective owners



20

