

PCCCHPCオープンソースソフトウェア普及部会ワークショップ「高性能クラスタ・プログラミング最前線」 Intel[®] oneAPI Base & HPC Toolkitsのご紹介

野村 昴太郎 / Kentaro Nomura HPC ソフトウェア テクニカル セールス スペシャリスト AXG & Al ソリューション & セールス グループ





Programming Challenges

for Multiple Architectures

Growth in specialized workloads

Variety of data-centric hardware required

Requires separate programming models and toolchains for each architecture

Software development complexity limits freedom of architectural choice

Application Workloads Need Diverse Hardware						
Scalar	Vector	Spatial	Matrix			
Middleware & Frameworks						
CPU programming	GPU	FPGA programming	Other accel.			
CPU programming model	GPU programming model	FPGA programming model	Other accel. programming models			
programming	programming	programming	programming			
programming	programming	programming	programming			
programming	programming	programming	programming			

2

ONEAP One Programming Model for Multiple Architectures and Vendors



Freedom to Make Your Best Choice


Choose the best accelerated technology the software doesn't decide for you

Realize all the Hardware Value

Performance across CPU, GPUs, FPGAs, and other accelerators

Develop & Deploy Software with Peace of Mind


- Open industry standards provide a safe, clear path to the future
- Compatible with existing languages and programming models including C++, Python, SYCL, OpenMP, Fortran, and MPI



oneAPI Industry Initiative Break the Chains of Proprietary Lock-in

Open to promote community and industry collaboration

Enables code reuse across architectures and vendors



The productive, smart path to freedom for accelerated computing from the economic and technical burdens of proprietary programming models

oneAPT

4

Data Parallel C++ oneAPI's implementation of SYCL

DPC++ = ISO C++ and Khronos SYCL and community extensions

Freedom of Choice: Future-Ready Programming Model


- Allows code reuse across hardware targets
- Permits custom tuning for a specific accelerator
- Open, cross-industry alternative to proprietary language

DPC++ = ISO C++ and Khronos SYCL and community extensions

- Designed for data parallel programming productivity
- Provides full native high-level language performance on par with standard C++ and broad compatibility
- Adds SYCL from the Khronos Group for data parallelism and heterogeneous programming

Community Project Drives Language Enhancements

- Provides extensions to simplify data parallel programming
- Continues evolution through open and cooperative development




Powerful oneAPI Libraries

Realize all the Hardware Value

Designed for acceleration of key domain-specific functions

Freedom of Choice


Pre-optimized for each target platform for maximum performance



Intel® oneAPI Tools Built on Intel's Rich Foundation of CPU Tools Expanded to Accelerators

A complete set of advanced compilers, libraries, and porting, analysis and debugger tools

- Accelerates compute by exploiting cutting-edge hardware features
- Interoperable with existing programming models and code bases (C++, Fortran, Python, OpenMP, etc.), developers can be confident that existing applications work seamlessly with oneAPI
- Eases transitions to new systems and accelerators—using a single code base frees developers to invest more time on innovation



Latest version is 2021.1

Visit software.intel.com/oneapi for more details

Some capabilities may differ per architecture and custom-tuning will still be required. Other accelerators to be supported in the future.

Intel[®] oneAPI Toolkits

A complete set of proven developer tools expanded from CPU to Accelerators

Intel[®] oneAPI Base Toolkit intel. BASE TOOLKIT oneAP A core set of high-performance libraries and tools for building C++, SYCL and Python applications Intel[®] oneAPI Tools for HPC Intel[®] oneAPI Tools for IoT HPC TOOLKIT I₀T TOOLKIT Add-on DomainoneAPI Deliver fast Fortran, OpenMP & MPI oneAPT Build efficient, reliable solutions that applications that scale run at network's edge **specific** Toolkits Intel[®] oneAPI AI Analytics Toolkit Intel[®] oneAPI Rendering intel AI ANALYTICS TOOLKIT RENDERING TOOLKIT Toolkit oneAPT Accelerate machine learning & data science oneAPT pipelines with optimized DL frameworks & Create performant, high-fidelity high-performing Python libraries visualization applications **Toolkit** Intel[®] Distribution of OpenVINO[™] Toolkit **OpenVINO**[®] powered by oneAPI Deploy high performance inference & applications from edge to cloud

8




Intel[®] oneAPI Toolkits Free Availability

Get Started Quickly

Code Samples, Quick-start Guides, Webinars, Training

software.intel.com/oneapi



Intel® oneAPI Tools for HPC Intel® oneAPI HPC Toolkit

Deliver Fast Applications that Scale

What is it?

A toolkit that adds to the Intel[®] oneAPI Base Toolkit for building high-performance, scalable parallel code on C++, SYCL, Fortran, OpenMP & MPI from enterprise to cloud, and HPC to AI applications.

Who needs this product?

- OEMs/ISVs
- C++, Fortran, OpenMP, MPI Developers

Why is this important?

- Accelerate performance on Intel[®] Xeon[®] and Core[™] Processors and Intel[®] Accelerators
- Deliver fast, scalable, reliable parallel code with less effort built on industry standards

Intel® oneAPI Base & HPC Toolkits

Direct Programming	API-Based Programming	Analysis & debug Tools	
Intel® C++ Compiler Classic	Intel [®] MPI Library	Intel [®] Inspector	
Intel® Fortran Compiler Classic	Intel® oneAPI DPC++ Library oneDPL	Intel® Trace Analyzer & Collector	
Intel® Fortran Compiler	Intel® oneAPI Math Kernel Library - oneMKL	Intel® Cluster Checker	
Intel® oneAPI DPC++/C++ Compiler	Intel® oneAPI Data Analytics Library - oneDAL	Intel® VTune™ Profiler	
Intel® DPC++ Compatibility Tool	Intel® oneAPI Threading Building Blocks - oneTBB	Intel [®] Advisor	
Intel [®] Distribution for Python	Intel® oneAPI Video Processing Library - oneVPL	Intel [®] Distribution for GDB	
Intel® FPGA Add-on for oneAPI Base Toolkit	Intel® oneAPI Collective Communications Library oneCCL	intel	
	Intel® oneAPI Deep Neural Network Library - oneDNN	1	
Intel® oneAPI HPC Toolkit + Intel® oneAPI Base Toolkit	Intel® Integrated Performance Primitives – Intel® IPP	OneAPI	


Deliver Fast HPC Applications that Scale Customer Use Cases – Intel® one API Base & HPC Toolkits





Intel oneAPI tools help prepare code for Aurora. Aurora, Argonne Leadership Computing Facility's Intel-HPE/Cray supercomputer, will be one of the U.S.'s 1st exascale systems

SAMPLE USE CASES & PROOF POINTS



Zuse Institute Berlin (ZIB) ported the *easyWave* tsunami simulation application from CUDA to Data Parallel C++ (DPC++) **delivering performance on** Intel CPUs, GPUs, FPGAs, & Nvidia P100



Accelerating Google Cloud for HPC C2 provides great performance for HPC workloads: 40% higher performance/core. Runs on Intel[®] Xeon[®] processors + AMD, optimized by Intel[®] oneAPI Base & HPC Toolkits. Video Video | Podcast



Acceleration for HPC & Al Inferencing

CERN, SURFsara, and Intel are investigating approaches driving **breakthrough performance on simulations** used in scientific, engineering, and financial applications*.



Texas Advanced Computing Center (TACC)

Frontera Supercomputer Visualization & Filesystem Use Cases Show Value of Large Memory Fat Nodes on Intel® Xeon® processors & Intel® Optane Persistent Memory*



University of Stockholm/KTH

GROMACS, a simulation application used to design new drugs, was optimized by oneAPI. CUDA code was migrated to oneAPI to create new cross-architecture code targeting Intel CPUs and multiple accelerators.

<u>Learn more: oneAPI Discussions with HPC Thought Leaders</u> Video [2.20] *Uses Intel[®] oneAPI Rendering Toolkit

Key Tools for HPC Development


Intel® DPC++ Compatibility Tool Minimizes Code Migration Time

Assists developers migrating code written in CUDA to SYCL once, generating **human readable** code wherever possible

~90-95% of code typically migrates automatically

Inline comments are provided to help developers finish porting the application

Intel DPC ++ Compatibility Tool Usage Flow



Intel[®] Compilers in Toolkits Understanding your Intel Compiler Choices

Key Knowledge for Intel® Compilers Going Forward

New underlying back-end Compilation Technology based on LLVM

New compiler technology available in Intel[®] oneAPI Base & HPC Toolkit for DPC++/SYCL, C++, and Fortran

Existing Intel proprietary "ILO" (ICC, IFORT) Compilation Technology compilers provided alongside new compilers

• CHOICE! Continuity!

BUT Offload (DPC++/SYCL or OpenMP TARGET) supported only with new LLVM-based compilers

Intel[®] Compilers – Target & Packaging

Intel Compiler	Driver	Target*	OpenMP Support	OpenMP Offload Support
Intel [®] C++ Compiler Classic	icc	CPU	Yes	No
Intel [®] oneAPI DPC++/C++ Compiler	dpcpp	CPU, GPU, FPGA	No	No
	icx	CPU GPU	Yes	Yes
Intel [®] Fortran Compiler Classic	ifort	CPU	Yes	No
Intel [®] Fortran Compiler	ifx	CPU, GPU	Yes	Yes

Cross-Compiler Binary Compatible and Linkable!

Data Parallel C++ (DPC++): oneAPI's implementation of the Khronos SYCL standard

Let's Get Started!

Data Parallel C++: oneAPI's implementation of SYCL

DPC++ = ISO C++ and Khronos SYCL and community extensions

Freedom of Choice: Future-Ready Programming Model


- Allows code reuse across hardware targets
- Permits custom tuning for a specific accelerator
- Open, cross-industry alternative to proprietary language

DPC++ = ISO C++ and Khronos SYCL and community extensions

- Designed for data parallel programming productivity
- Provides full native high-level language performance on par with standard C++ and broad compatibility
- Adds SYCL from the Khronos Group for data parallelism and heterogeneous programming

Community Project Drives Language Enhancements

- Provides extensions to simplify data parallel programming
- Continues evolution through open and cooperative development



```
#include <CL/sycl.hpp>
#include <iostream>
```

SYCL "Hello world": Vector addition

```
void main() {
    using namespace cl::svcl;
    float A[1024], B[1024], C[1024];
    ł
        buffer<float, 1> bufA { A, range<1> {1024} };
        buffer<float, 1> bufB { B, range<1> {1024} };
        buffer<float, 1> bufC { C, range<1> {1024} };
        queue mvQueue;
        myQueue.submit([&](handler& cgh) {
            auto accA = bufA.get access<access::read>(cgh);
            auto accB = bufB.get access<access::read>(cgh);
            auto accC = bufC.get_access<access::write>(cgh);
            cgh.parallel for<class vector add>(range<1> {1024}, [=] (id<1> i) {
                accC[i] = accA[i] + accB[i];
            });
        }).wait();
    for (int i = 0; i < 1024; i++)
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

```
#include <CL/sycl.hpp>
#include <iostream>
void main() {
    using namespace cl::sycl;
    float A[1024], B[1024], C[1024];
    ł
                                                                        Create SYCL buffers
        buffer<float, 1> bufA { A, range<1> {1024} };
                                                                        using host pointers.
        buffer<float, 1> bufB { B, range<1> {1024} };
        buffer<float, 1> bufC { C, range<1> {1024} };
        queue mvQueue;
        mvQueue.submit([&](handler& cgh) {
            auto accA = bufA.get_access<access::read>(cgh);
            auto accB = bufB.get access<access::read>(cgh);
            auto accC = bufC.get access<access::write>(cgh);
            cgh.parallel for<class vector add>(range<1> {1024}, [=] (id<1> i) {
                accC[i] = accA[i] + accB[i];
            });
        });
    for (int i = 0; i < 1024; i++)</pre>
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```


```
#include <CL/sycl.hpp>
#include <iostream>
void main() {
    using namespace cl::svcl;
    float A[1024], B[1024], C[1024];
        buffer<float, 1> bufA { A, range<1> {1024} };
        buffer<float, 1> bufB { B, range<1> {1024} };
        buffer<float, 1> bufC { C, range<1> {1024} };
                                                            Create a queue to submit work
        queue mvQueue;
                                                            to a device (including host).
        myQueue.submit([&](handler& cgh)
            auto accA = bufA.get access<access::read>(cgh);
            auto accB = bufB.get access<access::read>(cgh);
            auto accC = bufC.get access<access::write>(cgh);
            cgh.parallel for<class vector add>(range<1> {1024}, [=] (id<1> i) {
                accC[i] = accA[i] + accB[i];
            });
        });
    for (int i = 0; i < 1024; i++)</pre>
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

```
intel<sup>21</sup>
```

```
#include <CL/sycl.hpp>
#include <iostream>
void main() {
   using namespace cl::svcl;
    float A[1024], B[1024], C[1024];
    Ł
       buffer<float, 1> bufA { A, range<1> {1024} };
       buffer<float, 1> bufB { B, range<1> {1024} };
       buffer<float, 1> bufC { C, range<1> {1024} };
                                                                     Read/write accessors
                                                                     create dependencies if
       queue mvQueue;
                                                                     other kernels or host
       myQueue.submit([&](handler& cgh) {
            auto accA = bufA.get access<access::read>(cgh);
                                                                     access buffers.
            auto accB = bufB.get access<access::read>(cgh);
            auto accC = bufC.get access<access::write>(cgh);
            cgh.parallel for<class vector add>(range<1> {1024}, [=] (id<1> i) {
               accC[i] = accA[i] + accB[i];
            });
        });
    for (int i = 0; i < 1024; i++)
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

```
#include <CL/sycl.hpp>
#include <iostream>
void main() {
    using namespace cl::svcl;
    float A[1024], B[1024], C[1024];
    Ł
        buffer<float, 1> bufA { A, range<1> {1024} };
        buffer<float, 1> bufB { B, range<1> {1024} };
        buffer<float, 1> bufC { C, range<1> {1024} };
        queue mvQueue;
        mvQueue.submit([&](handler& cgh) {
            auto accA = bufA.get access<access::read>(cgh);
            auto accB = bufB.get access<access::read>(cgh);
            auto accC = bufC.get access<access::write>(cgh);
            cgh.parallel for<class vector add>(range<1> {1024}, [=] (id<1> i) {
                accC[i] = accA[i] + accB[i];
                                                                    Write-buffer is now out-of-
            });
        });
                                                                    scope, so kernel completes,
                                                                    and host pointer has
    for (int i = 0; i < 1024; i++)
                                                                    consistent view of output.
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

Data Parallel C++ (DPC++) Essentials Training



Start Learning DPC++

Get hands-on practice with code samples in Jupyter Notebooks running on Intel[®] DevCloud

Learning Modules for Developing in DPC++

- DPC++ Program Structures
- DPC++ Unified Shared Memory
- DPC++ Sub-Groups
- Demonstration of Intel[®] Advisor
- Intel[®] VTune[™] Profiler

software.intel.com/content/www/us/en/develop/tools/oneapi/training/dpc-essentials.html

Notices & Disclaimers

Texas Advanced Computing Center (TACC) Frontera references

Article: <u>HPCWire: Visualization & Filesystem Use Cases Show Value of Large Memory Fat Notes on Frontera</u>. www.intel.com/content/dam/support/us/en/documents/memory-and-storage/data-center-persistent-mem/Intel-Optane-DC-Persistent-Memory-Quick-Start-Guide.pdf software.intel.com/content/www/us/en/develop/articles/introduction-to-programming-with-persistent-memory-from-intel.html wreda.github.io/papers/assise-osdi20.pdf

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

#